

CS 5244: Introduction to Cyber Physical Systems

Unit 15: Comparing State Machines (Ch. 13)


Instructor: Cheng-Hsin Hsu

**Acknowledgement: The instructor thanks Profs. Edward A. Lee & Sanjit
A. Seshia at UC Berkeley for sharing their course materials**

Component Substitution

Can we replace one component in a system by another and be assured that it will continue to work correctly?

What if we replace the Cortex-M3 core by a Cortex-M4?



Comparing State Machines

How can we compare two state machines

- Are they 'equivalent' ?
- Does one do 'more' than the other? (e.g., exhibit different behaviors? Produce different outputs?)


Why compare state machines?

- Check conformance with a specification.
- Optimize a model by reducing complexity.
- Check if component substitution is OK.
- ...

FSM Controller for iRobot


input: *level*: pure

outputs: *forward, rotate*: pure





Assume a time-triggered FSM.

- If the *level* input is *present*, then it drives forward for a fixed amount of time by issuing a *drive* command.
- If the *level* input is *absent*, then it rotates for a fixed amount of time.



FSM Controller for iRobot



Assume a time-triggered FSM.

- If the *level* input is *present*, then it drives forward for a fixed amount of time by issuing a *drive* command.
- If the *level* input is *absent*, then it rotates for a fixed amount of time.


Alternative FSM.

Is machine M_2 equivalent to M_1 ?
In what sense?

Equivalence: Part 1: Type Equivalence

input: *level*: pure

outputs: *forward*, *rotate*: pure




M_1

Notice that the actor models for these machines have the same input ports and the same output ports.

Moreover, the ports have the same types.

input: *level*: pure

outputs: *forward*, *rotate*: pure




M_2

Therefore M_2 is **type equivalent** to M_1 .

Equivalence: Part 2: Language Equivalence

input: *level*: pure

outputs: *forward, rotate*: pure




M_1

Notice that for every input sequence, the two machines produce the same output sequence.

input: *level*: pure



outputs: *forward, rotate*: pure



M_2

Therefore M_2 is **language equivalent** to M_1 .

Equivalence: Part 3: Bisimulation



corresponding

This one is very subtle:

Notice that for every state of M_1 there is a corresponding state of M_2 that will react to inputs in exactly the same way and will then transition to another similarly corresponding state.

Therefore M_2 is **bisimilar** to M_1 .

For deterministic machines, language equivalence and bisimilarity are the same. For nondeterministic machines they are not.

We will come back to this!
But first, *refinement*.

Equivalence vs. Refinement



Two state machines M_1 and M_2 that are **not equivalent** may nonetheless be related:

- M_2 may be type compatible with M_1 in that it can replace M_1 without causing a type conflict. (**type refinement**)
- M_2 may be a specialization of M_1 in that it can produce only output sequences that M_1 can produce, given the same input sequences. (**language containment**)
- M_2 may be a specialization of M_1 in that at every reaction M_2 can produce only output values that M_1 can produce. (M_1 simulates M_2) (**simulation**)

In all cases, if M_1 is “valid” in a system, then so is M_2 , where only the meaning of “valid” varies.

- M_2 is a *type/language/simulation refinement* of M_1 .
- M_2 *implements* M_1 (here, M_1 is taken to be a *specification*).

Refinement: Part 1: Type Refinement




M_2 is a **type refinement** of M_1 if:

- $P_2 \subseteq P_1$
- $Q_1 \subseteq Q_2$
- $\forall p \in P_2, \quad V_p \subseteq V'_p$
- $\forall p \in Q_1, \quad V'_p \subseteq V_p$

M_2 can replace M_1 without causing a type conflict.

Recall the Garage Counter



Input ports: $P = \{up, down\}$, with types $V_{up} = V_{down} = \{present\}$.

Output port: $Q = \{count\}$ with type $V_{count} = \{0, \dots, M\}$.


A behavior:

$$s_{up} = (present, absent, present, absent, present, \dots)$$

$$s_{down} = (present, absent, absent, present, absent, \dots)$$

$$s_{count} = (absent, absent, 1, 0, 1, \dots) .$$

Example of Type Refinement



Consider a garage counter M_1 with $M = 99$ spaces.


Suppose another garage counter M_2 has $M = 90$ spaces.

M_2 is a type refinement of M_1 .

Why might this matter?


Is it always OK to replace M_1 with M_2 ?

When is Replacement OK?





The counter machine above can be replaced by the “equivalent” machine below:

variable: $c: \{0, \dots, M\}$
inputs: $up, down$: pure
output: $count: \{0, \dots, M\}$



When is Replacement OK?



The two machines are again “equivalent.” How to define equivalence?

For *determinate* machines: **language equivalence**.

For *nondeterminate* machines: a stronger condition called **simulation** is needed.

Behavior (Execution Trace) of a State Machine

An **execution trace** is a sequence of the form

$$q_0, q_1, q_2, q_3, \dots,$$

where $q_j = (x_j, s_j, y_j)$ where s_j is the state at step j , x_j is the input valuation at step j , and y_j is the output valuation at step j . Can also write as

$$s_0 \xrightarrow{x_0/y_0} s_1 \xrightarrow{x_1/y_1} s_2 \xrightarrow{x_2/y_2} \dots$$

For this lecture, traces will comprise only of inputs and outputs, not of states.

Behavior of a State Machine



Consider a port p of a state machine with type V_p . This port will have a sequence of values from the set $V_p \cup \{absent\}$, one value at each reaction. We can represent this sequence as a function of the form

$$s_p: \mathbb{N} \rightarrow V_p \cup \{absent\} .$$

This is the signal received on that port (if it is an input) or produced on that port (if it is an output).


A **behavior** of a state machine is an assignment of such a signal to each port such that the signal on any output port is the output sequence produced for the given input signals.

Language Refinement



The language $L(M)$ of a state machine M is the set of all behaviors.


For type equivalent state machines M_1 and M_2 , M_2 is a **language refinement** of M_1 if $L(M_2) \subseteq L(M_1)$.




M_2 can replace M_1 without producing anything that M_1 could not have produced.

Language Equivalence is not Enough in General

input: x : pure
output: y : $\{0, 1\}$




input: x : pure
output: y : $\{0, 1\}$




Note that these two machines are language equivalent. We will see that M_2 is a simulation refinement of M_1 , but not vice versa.

Language Equivalence is not Enough in General

input: x : pure
output: y : $\{0, 1\}$




input: x : pure
output: y : $\{0, 1\}$




Specifically, even though these machines have exactly the same input/output behaviors, there is a context in which M_1 is not a valid replacement for M_2 .

Language Equivalence is not Enough in General

input: x : pure
output: y : $\{0, 1\}$




input: x : pure
output: y : $\{0, 1\}$




Suppose M_1 is the specification (everything it does is OK). It is fine to replace it with M_2 because at each step, any move M_2 can make is OK (because any move M_1 can make is OK).

Language Equivalence is not Enough in General

input: x : pure
output: y : $\{0, 1\}$



input: x : pure
output: y : $\{0, 1\}$




Conversely,


Suppose M_2 is the specification (everything it does is OK). It is not OK to replace it with M_1 because in state b , M_1 is always capable of making a move that M_2 cannot make (think of a malicious M_1 that watches M_2).

Simulation Relation: The Matching Game

input: x : pure
output: y : $\{0, 1\}$



input: x : pure
output: y : $\{0, 1\}$




M_1 simulates M_2 .


$S_1 = \{a, b, c, d\}$, $S_2 = \{e, f, g, h, i\}$
 $S \subseteq S_2 \times S_1$ is a **simulation relation**

Simulation Relation: The Matching Game

input: x : pure
output: y : $\{0, 1\}$



input: x : pure
output: y : $\{0, 1\}$



M_1 simulates M_2 .

Game: each machine starts in its initial state.

$S_1 = \{a, b, c, d\}$, $S_2 = \{e, f, g, h, i\}$


$S \subseteq S_2 \times S_1$ is a **simulation relation**

$S = \{(e, a), \dots\}$

Simulation Relation: The Matching Game

input: x : pure
output: y : $\{0, 1\}$

input: x : pure
output: y : $\{0, 1\}$



M_1 simulates M_2 .

Game: M_2 moves first, and then M_1 matches the move.

$S_1 = \{a, b, c, d\}$, $S_2 = \{e, f, g, h, i\}$


$S \subseteq S_2 \times S_1$ is a **simulation relation**

$S = \{(e, a), (f, b), \dots\}$

Simulation Relation: The Matching Game

input: x : pure
output: y : $\{0, 1\}$

input: x : pure
output: y : $\{0, 1\}$



M_1 simulates M_2 .

Game: “matching” the move: same input, same output.

$$S_1 = \{a, b, c, d\}, \quad S_2 = \{e, f, g, h, i\}$$


$S \subseteq S_2 \times S_1$ is a **simulation relation**

$$S = \{(e, a), (f, b), (h, b), \dots\}$$

Simulation Relation: The Matching Game

input: x : pure
output: y : $\{0, 1\}$

input: x : pure
output: y : $\{0, 1\}$



M_1 simulates M_2 .

Game: Get to all reachable states of M_2 .


$$S_1 = \{a, b, c, d\}, \quad S_2 = \{e, f, g, h, i\}$$

$S \subseteq S_2 \times S_1$ is a **simulation relation**


$$S = \{(e, a), (f, b), (h, b), (g, c), (i, d)\} \leftarrow \text{the simulation relation}$$

Simulation Relation: The Matching Game

input: x : pure
output: y : $\{0, 1\}$



input: x : pure
output: y : $\{0, 1\}$



Since M_1 simulates M_2 , M_2 refines M_1 , M_2 can replace M_1 , everywhere M_1 is OK, so is M_2 .

$S_1 = \{a, b, c, d\}$, $S_2 = \{e, f, g, h, i\}$

$S \subseteq S_2 \times S_1$ is a **simulation relation**

$S = \{(e, a), (f, b), (h, b), (g, c), (i, d)\}$

Formal definition of Simulation

Given $M_1 = (S_1, I_1, O_1, U_1, s_{10})$ and $M_2 = (S_2, I_2, O_2, U_2, s_{20})$ where M_2 is a type refinement of M_1 , M_1 simulates M_2 if there is a relation $S \subseteq S_2 \times S_1$ where:

1. $(s_{20}, s_{10}) \in S$
2. for all $(s_2, s_1) \in S$, the following condition holds:
For all $i \in I_2$ and $(s'_2, o_2) \in U_2(s_2, i)$
there exists an $(s'_1, o_1) \in U_1(s_1, i)$ such that
 $(s'_2, s'_1) \in S$ and $o_2 \subseteq o_1$

Bisimulation


A still stronger form of equivalence is called *bisimulation*.

M_1 is *bisimilar* to M_2 if they are type equivalent and, when playing the game, on each move, either machine can move first, and the other machine can match its move.

Bisimulation


It is possible to have two machines that simulate each other that are not bisimilar.

input: x : pure
output: y : $\{0, 1\}$



M_1 simulates M_2 and vice versa, but they are not bisimilar.

input: x : pure
output: y : $\{0, 1\}$



Bisimulation, Formally

Given $M_1 = (S_1, I, O, U_1, s_{10})$ and $M_2 = (S_2, I, O, U_2, s_{20})$, M_1 is **bisimilar** to M_2 if there is a relation $S \subseteq S_2 \times S_1$ where:

1. $(s_{20}, s_{10}) \in S$
2. for all $(s_2, s_1) \in S$, the following condition holds:
For all $i \in I$ and $(s'_2, o_2) \in U_2(s_2, i)$
there exists an $(s'_1, o_1) \in U_1(s_1, i)$ such that
 $(s'_2, s'_1) \in S$ and $o_2 = o_1$
and
For all $i \in I$ and $(s'_1, o_1) \in U_1(s_1, i)$
there exists an $(s'_2, o_2) \in U_2(s_2, i)$ such that
 $(s'_2, s'_1) \in S$ and $o_2 = o_1$.

Simulation and Trace Containment

Theorem: If M_1 simulates M_2 , then $L(M_2) \subseteq L(M_1)$.

Note: If $L(M_2) \subseteq L(M_1)$, it is not necessarily the case that M_1 simulates M_2 .

Summary

- M_2 is a **type refinement** of M_1 :
 M_2 can replace M_1 without causing a type conflict.
- M_2 is a **language refinement** of M_1 :
 M_2 can produce only output sequences that M_1 can produce, given the same input sequences.
- M_2 is a **simulation refinement** of M_1 :
(equivalently, M_1 simulates M_2)
At every reaction, M_2 can produce only outputs that M_1 can produce.
- M_2 is **bisimilar** to M_1 :
At every either machine can produce only outputs that the other can produce.

In all cases, if M_1 is “valid” in a system, then so is M_2 , where only the meaning of “valid” varies. Alternative terminology:

- M_2 *implements* M_1 (here, M_1 is taken to be a *specification*).